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Abstract 
This paper describes the design of a multi-mode frequency synthesizer. The oscillation frequency of VCO is 5GHz, 
and the reference clock accepts 18-39MHz. A multi-mode controller which contains triangular wave generator, 3rd 
order Sigma-Delta modulator, programmable divider, etc, is proposed in this paper. The measurements show a less 
than 58dB spur, the spectrum spread about 4700ppm and the EMI is reduced about 22dB. This circuit consumes 
28mW power at 1.2V power supply and is manufactured in 0.13um CMOS process. 
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1. Introduction 
In recent system design, the data rate of interconnection among chips must be fast enough to meet 
more and more critical requirement. 
Using serial link instead of parallel link becomes popular in recent new industry standards. It increases 
the efficiency of data transmitting and also decreases the complexity of the system, especially in 
consumer electronics and computer industry. The serial link, for example, PCI-E2.0/3.0, SATA3, USB3.0, 
etc, they require a frequency synthesizer as the clock source for transmitting data, and even more, most of 
them also require the spread spectrum clock (SSC) which is an effective way to reduce the EMI[1][2].  
In system level, the reference clock may always using one single crystal oscillator for cost saving, but 
most of the time, the reference clock frequency may not fits all the serial data rate. For example, a 5Gbps 
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data port used a 25MHz reference clock (frequency multiple is 200), but once is inserted into a system has 
only 30MHz crystal, the port should switch to the fractional division (166.667) mode.  
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Fig. 1. (a)Frequency synthesizer architecture; (b)Linear noise model of synthesizer 
A flexible operation of frequency synthesizer is required for all these goals, including integer-
fractional division and spectrum spreading. It’s very easy to understand that integer division is not the 
design bottleneck, for the other 2 targets, the most popular architecture with the best performance is using 
sigma-delta(Σ-Δ) modulator (SDM) to archive both SSC and fractional-N synthesis[1][3]. 
This paper presents a multi mode frequency synthesizer realizing integer/fractional division to fits 
multi crystal options to lower the system cost, and also the spectrum down spreading to lower the EMI for 
the system. Section 2 will describe the architecture of the synthesizer. Implementation of each block is 
addressed in section 3. The measurement results are presented in section 4. 
2. Synthesizer architecture 
Fig. 1.(a) shows the block diagram of proposed the synthesizer,. It is PLL based architecture, consists 
of a phase frequency detector (PFD), charge pump (CP), low pass filter (LPF), LC-VCO, prescaler, and 
multi-mode controller (MMC) includes the programmable divider, Σ-Δ modulator (SDM), triangle wave 
generator (TWG), integer/fraction register and mode selector.  
The most important performance criterion of frequency synthesizer is the phase noise of the output 
clock. Fig. 1.(b) shows the phase domain linear mode of synthesizer with all noise sources, Φn* represents 
each noise source, Φref is the phase of reference clock, Φfb and Φout is the phase of feedback clock and 
output clock respectively. 
The noise transfer function (NTF) of all these noise sources has the low pass property except VCO and 
LPF. The NTF of VCO is with a high pass property and LPF’s is a band pass [4]. The loop optimization 
aims on phase noise is always the trade off between the high pass property of VCO noise, and on the 
contrary, the low pass for other blocks.  
At fractional-N/SSC operation, another important noise contributor is the Σ-Δ modulator. The Σ-Δ 
modulator dynamically dither the integer division ratio of divider, the noise of the sampling action of the 
modulator should be taken into consideration as an important part of divider noise. The modulator 
samples at a high frequency which is usually equal to the reference frequency. The noise transfer function 
can be written as [5]: 
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Where s<<1/T, and z=esT, Z(s) is the transfer function of loop filter, which is a 3rd low pass filter in this 
work.  
So the NTF of SDM is still low pass. Additionally, for generating spread spectrum clock, the SDM 
output contains a triangle wave component of 31.5KHz frequency. The Fourier transform of a triangular 
wave has a series of odd order harmonics of fundamental frequency, Fig. 2.(a) plots the different triangle 
waveform shape with different limited harmonics: 1st, 1st to 5th, 1st to 9th separately. Because the PLL loop 
transfer function causes a low-pass filter property to the Σ-Δ modulator output, higher band width of the 
loop will pass more frequency component of the triangle wave, thus a smoother spectrum spreading can 
be realized. 
3. Circuit implementation 
3.1. Function of multi mode controller 
This is the key component that realizing the multi mode of the synthesizer. The Sigma-Delta 
modulator is used to provide a randomly modulated divider ratio for the synthesizer and spread spectrum 
clocking. Through the dynamical operation to achieve the average value equals to the desired one in the 
long term, thus the fraction spur is suppressed. At the mean time, because of the over-sampling property 
and noise shaping technology, the sigma-delta modulator push the noise in low frequency to high 
frequency, and filtered by the low pass of the loop that achieves high resolution of frequency wanted. 
As shown in Fig.1(a), the mode is controlled by mode select in the controller. The control modes of 
MMC are: 00, SSC mode; 01, fractional mode; 10 and 11, integer mode. 
 
a1
b1
z-1
1
c1
a2
b2
z-1
1
c2
a3
b3
z-1
1
c3
E
Quantizer
U(n)
V(n)
b4
 
Fig. 2. (a) Triangular waves with different harmonics; (b) Block diagram of 3rd Sigma-Delta modulator 
3.2. 3rd Sigma-Delta  
The block diagram of 3rd Sigma-Delta modulator is shown in Fig. 2.(b). This architecture is the one 
called cascade of resonators with distributed feedback (CIFB) architecture [6] with one bit output.  
The equation describing this block diagram can be written as 
( )1 1 1 2 2 2 3 3 2 41 1 11 1 1V bU a V c b U a V c b U a V c b U Ez z z
⎧⎡ ⎤ ⎫= − • • + − • • + − • • + +⎨ ⎬⎢ ⎥− − −⎣ ⎦ ⎭⎩
 (2) 
The signal transfer function (STF) is: 
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Normally, the STF(z) is equal to 1, so a4=1, b3=a3, b2=a2, b1=a1, and the noise transfer(NTF) function 
is :  
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Solve this equation using the method mentioned in [6] by Matlab, an optimized result is  
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The simulation of triangular wave modulated by SDM (take 30MHz input as an example) to an 4th 
order Butterworth filter with 450KHz cut off frequency is show in Fig. 3.(a), the spectrum is shown in  
Fig. 3.(b). We can see the output waveform is a good replica of the input triangle wave. The 3rd, 
5th…17th harmonics of the triangular wave are distinctly visible. 
From (5), Pole = 0.6694, 0.7655 + 0.27658j, 0.7655 - 0.27658j; Zero = 1. The zero-pole plotting in  
Fig. 3.(c) shows that this system is stable. 
     
Fig.3. (a)Triangular wave input and the output of filter; (b)The spectrum of filter output; (c)Zero-Pole plotting 
3.3. Triangular wave generator 
The TWG generates 18bits data, this data periodically and linearly changes as a numerical triangle 
wave at 31.5KHz. Because, for example, at 30MHz input reference, because the prescaler output is 
2.5GHz, the ratio of programmable divider should be 83.333, so the two ratios used are 82, 84. The large 
and small fractional number of the TWG output, corresponding to the upper limit and lower limit of clock 
spreading offset separately, are calculated as following equations in Table 1. 
Table 1. Equations of TWG 
Equ. 1 Equ. 2 Equ. 3 
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In Tabel 1. , fc is the input clock frequency of the programmable divider, in this work, it's 2.5 GHz; 
fref is the reference frequency, SSC_L and SSC_U is the lower and upper limit of frequency spreading, 
which is 0ppm and -4500ppm separately, ftri is the triangular wave frequency - 31.5KHz. DivL and DivU 
are the divider ratio chosen, for 30MHz reference, they are 82 and 84 separately, so Nlow=0.479166, 
Nup=0.666666. 
Table2. Programmable divider setting, N = 82, 84, 100 
N P5 P4 P3 P2 P1 P0 
82 0 1 0 0 1 0 
84 0 1 0 1 0 0 
100 1 0 0 1 0 0 
3.4. Programmable divider 
The architecture of the multi-modulus divider [7] is shown in Fig. 4. It consists of a chain with 7 stages 
of divide-by-2/3 divider cell series connected, where all the input-ends and output-ends are differential, 
but they are shown as a single-end in Fig. 5 for simplicity. The divide-by-2/3 divider cells are 
implemented in differential cascade voltage switch logic (DCVSL) to save power consumption.  
The multi-modulus divider provides a division ratio calculated by: 
( )6 0 1 50 1 52 2 2 2out
in
f
P P P
f
= + • + • + + •L   (6) 
By changing the control bits Pi (i = 0, 1, 2, 3, 4, 5) of these cells, the division ratio varies from 64 to 
127. In this work, take 25MHz integer mode (N=100) and 30MHz fractional mode (N=82, 84) for 
example, its truth table is shown in Table 2.  
 
Fig.4. Programmable divider 
3.5. LC-VCO
LC-VCO is a common used cell for the frequency synthesizer which provides superior noise 
performance and less power consumption, and ultra high clock frequency comparing with the ring VCO, 
it fits well for super high speed application. 
Compare to bipolar transistors, MOS transistors generate more flicker noise. As discussed in [5], the 
LC-VCO up converted the flicker noise into low frequency near the fundamental tone. The noise sources 
are mainly comes from 2 ways: first: In the current-limited regime, 1/f noise in the tail current source 
(MN3) causes AM into FM conversion. Second, flicker noise in –gm transistor(MN1 MN2 MP1 MP2) 
modulate the second harmonics voltage at the tail, produce a noisy tail current, this current mixes down to  
the oscillation frequency, resulting 1/f noise up conversion[6]. 
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The sensitivity of oscillation frequency to the variations in the tail current is given by the follow 
equation: [5] 
*
0
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d V V
K K R
dI gm A
ω −≅ −   (7) 
In (7), gm is the conductance of the PMOS transistor in Fig. 5.(a) and A0 is the oscillation amplitude. 
VWG is well-to-gate voltage of varactor, V* is the common mode of output swing. 
From (7), decreasing the KVCO is the direct way to lower the phase noise. One obvious way is to 
decrease the varactor size and add a fixed capacitor to parallels it. The varactor will decrease to Ctotal-Cfix. 
Because KVCO is proportional to the varactor capacitance chosen in the tank, so it is decreased a lot. The 
realization in this work is adding a switched capacitor array, shown in Fig. 5.(a), a binary weighted 
capacitor array causes the capacitance increasing while the 5bit binary control increased. The advantage 
of using array instead of a fixed cap is that the coarse tuning of this array compensates the variation of 
VCO resonant frequency over PTV.  
There are several constrains in choosing the Carray and Cvar. First, Cvar can’t be too small in order to 
provide a suitable KVCO that maintain a high gain of PLL open loop. Second, the frequency change due to 
the LSB of the capacitor array should be smaller than the minimum tuning range of the varactor over PVT 
over all the settings of B[4:0]  
Using the differentially tuned instead of singled ended varactor is another way to reduce the phase 
noise converted from common mode noise, as shown in Fig. 6. An simple C-V function of each varactor 
in Fig. 6 can be written as Cvar=KvarV+ C0, Kvar is the voltage coefficient of the capacitance, C0 is the 
basic capacitance. The total value of the differential varactor is : 
( )1 2 3 4 0 var||totalC C C C K VctrlP VctrlN+ += = + −   (8) 
where C1, C2, C3, C4 have the same capacitance in the design. Obviously, the common mode noise is 
suppressed successfully, thus decrease the second item of right hand side of equation (7).  
The simulation result of oscillation frequency vs. control voltage under different control bits is shown 
in Fig. 5.(b), the range of oscillation frequency is about 4.4 - 5.5GHz, the KVCO is about 150MHz/V, and 
the phase noise is -90.7dBc/Hz at 100KHz offset, and -117dBc/Hz at 1MHz offset. 
              
Fig.5. (a) Proposed LC-VCO topology; (b) Capacitor array setting and voltage tuning of LC-VCO 
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Fig. 6. (a)PFD; (b)CP; (c)LPF 
4. Measurement results  
Fig. 7.(a) shows the measured spectrum of the output clock at both integer mode with 25MHz 
reference clock. Fig. 7.(b) plots the fractional mode with 30MHz reference clock. The close-in noise of 
fractional mode is higher than integer mode because of the quantization noise injected by the SDM. The 
reference spur is lower than 60dB compare to the fundamental tone.  
The spectrum of SSC is plot in Fig.7 (c), with 25MHz reference input. We can find that the spectrum 
down spread about 11.9MHz from 2.5GHz, which can be calculated as 4760ppm, quite close to our target 
4500ppm. And compare with Fig. 7(a), the power of the spectrum is 22dB lower than integer mode, the 
EMI is reduced successfully.  
       
Fig. 7. (a) Clock spectrum at 25MHz reference clock integer mode; (b) 30MHz reference clock fractional mode;       
(c) The spectrum of SSC mode 
            
Fig.8. (a) Triangle wave measured by UI vs. time method; (b) Layout view of the synthesizer 
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Table3. Parameter summary and comparison with previous works 
Parameter [1] [2] This work 
Technology 0.18um CMOS 
0.18um 
CMOS 
0.13um 
CMOS 
Supply voltage 1.8V 1.8V 1.2V 
Operating  frequency 1.5GHz 2.4GHz 5GHz 
Modulation frequency 30.1KHz 33KHz 31.5KHz 
Spread ratio 5000ppm 3700ppm 4700ppm 
Peak power reduction 9.8dB >11.4dB 22dB 
Jitter performance (Trms) 3.24ps  9.74ps 1.4ps 
Power  dissipation 77mW 34.2mW 28mW 
Another measurement was done by the scope which directly shows the triangle waveform by an “unit 
interval (UI) vs. time” method. It trades the 2.5GHz clock as 5Gbps 10101010 data pattern, and measures 
the UI of data during a long time, then drawing the UI vs. time plots. Because UI = 1/frequency, for 
example, 0ppm to -4500ppm of frequency shift causes the UI change from 200ps to 200.9ps, so the 
waveform of UI also represents the frequency spreading. The UI vs. time waveform is captured and 
shown in Fig. 8.(a) It reports 4650ppm SSC range, and 31.5KHz triangle wave, a very good match to the 
design goal.  
The layout view of whole synthesizer is shown in Fig. 8.(b), occupies 0.62*0.71mm2 area. Table 3. 
shows the summary of the total result compares with other published design. 
5. Conclusion 
A multi-mode frequency synthesizer is designed for system clocking. It contains integer, fractional 
and SSC working mode. The EMI was successfully reduced about 22dB at SSC mode, and the example 
using 30MHz reference clock to generate 5GHz clock is realized to show the fractional division. This 
synthesizer occupies less than 0.45mm2 area and 24mW power at 0.13um CMOS process. 
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